View CS8553_828846.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

block diagram general description features CS8553 tv encoder usa: 1485 saratoga ave. #200 san jose, ca, 95129 tel: 408-973-8388 fax: 408-973-9388 sales@myson.com.tw www.myson.com.tw rev. 1.3 january 2003 page 1 of 21 myson century, inc. taiwan: no. 2, industry east rd. iii, science-based industrial park, hsin-chu, taiwan tel: 886-3-5784866 fax: 886-3-5784349 the CS8553 provides full conversion from digital video format ycbcr into ntsc/pal composite. it can be used in vcd, dvd, and digital vcr applications. two times oversampling reduces the output filter requirements and guarantees no alias interference by internal uv filters and y filter. a 9-bit dac provides a composite video output with high quality image. 32-pin package and pin assignment make the CS8553 compatible with major vendors. ? especially designed for vcd, karaoke, digital vcr, dvd, digital set-top box. ? supports the following 4 modes: ntsc, pal-m, pal-bdghi, pal-nc. ? 8-bit 4:2:2 ycbcr inputs for glueless interface to mpeg decoders. ? cvbs (composite yc) outputs. ? supports ccir-601 format, non-square pixel ? 2x oversampling simplifying external filtering. ? 6mhz and 1.3mhz anti-alias filters for y and u/v channels each. ? 1 channel of 9-bit dac. ? supports master and slave modes. ? supports interlace operation only. ? automatic mode detect ion/switching in slave mode. ? 3.3v supply voltage; 5v tolerant for all digital i/o pins. video-timing controller sub-carrier generation sine-table serial to parallel 4:2:2 to 4:4:4 inter- u-filter v-filter y-filter polation h, v-sync clk_27 sleep p[7:0] mode[3:0] svideo master cbswap color-burst & modulation & mixer cvbs/y dac- mapping vref_o fsadjust comp dac
CS8553 page 2 of 21 pin connection diagram figure-1 32-pin tqfp p7 p6 p5 p4 p3 p2 p1 p0 fadji compi vaa vrefo vrefi nc nc vss cvbs/y vss vss hsync vsync vdd vss clk_27 sleep svideoi cbswapi masteri md3 md2 md1 md0 1 2 3 4 5 6 7 8 24 23 22 21 20 19 18 17 32 31 30 29 28 27 26 25 9 10 11 12 13 14 15 16 CS8553t
CS8553 page 3 of 21 pin description name i/o tqfp pi n no. description clk_27 i 25 pixel clock, 27mhz, twice the y sample rate vsync i/o 28 vertical sync, output in master mode or input in slave m ode, is synchronized by clk. hsync i/o 29 horizontal sync, output in ma ster mode or input in slave mode, is synchronized by clk too. p[7:0] i 24-17 ycbcr pixel inputs (ttl comp atible). also, synchronized by clk with respect to the incoming hsync timing, the higher index corresponds to a greater significance. md[3:0] i 13-16 configuration inputs master i 12 in 0: slave mode, h and v sync are inputs. 1: master mode, h and v sync are outputs. cbswap i 11 0: normal cr, cb sequence. 1: swaps cr, cb sequence svideo i 10 connected to vss. sleep i 9 1: power down, reset 0: normal operation fsadjust i 1 full scale adjust control pin. a resi stor rset is connec ted to gnd. used to control the full-scale output current on analog outputs. comp i 2 compensation pin. a 0.1 f capacitor is used to bypass this pin to vcc. vrefo i 4 voltage reference output, typically 1.2v, may be used to connect to vrefi input. vrefi/vrdac i 5 voltage reference input, typically 1.235v. a 0.11 f capacitor must be used to decouple this input to gnd. dac current switch reference input, connect to vrefo output. nc o 6 no connection nc o 7 no connection cvbs/y o 32 composite output or lumi nance (with blan king and sync) vaa 3 analog power vdd 27 digital power gnd 26 digital ground agnd 31,8 analog ground vss 30 analog ground
CS8553 page 4 of 21 functional description mode configuration see table 1 to table 3 for details. master = 1: master mode horizontal sync and vertical sync are generated from internal timing and are output at the rising edge of clk_27. md[3]: defines efield function 0: vsync is output pin 1: vsync is even/odd field indicator, vsync=0 even, vsync=1 odd. md[2]: defines pal625 function 0: 525-line operation is set. 1: 626-line operation is set. master = 0: slave mode horizontal sync and vertical sync are inputs that are synchronized by clk_27. a falling edge of vsync* occurring wi thin 1/4 of a scan line from th e falling edge of hsync* cycle time indicates the beginning of field-1. a falling edge of vsync* occurring wit hin 1/4 of a scan line from the middle point of the line indicates the beginning of field-2. see figure 2 . figure-2 md[3]: defines ycswap 0: normal operation. 1: swap the luma and chroma samples. md[2]: defines setup function 0: 7.5 ire setup is enabled for ntsc and pal-m, with scaling for 92.5% black-to-white range, other pals with normal 100% black-to-white range. 1: 7.5 ire setup is disabled for ntsc and pal -m, with scaling for 100% black-to-white range. md[1]: defines palsa function, south america. 0: normal operation. 1: pal-m used for brazil 525 lines operati on. pal-nc used for argentina 625 lines operation. field-1 field-2
CS8553 page 5 of 21 table-1 efield efield is used when configured as a master. when efield is set low, the normal vsync* signal is output on the vsync* pin. when efie ld is set high, field id info rmation is output on the vsync* pin (vsync* low for field-1 and high for field-2) pal625 pal625 is used when configured as a master. when pal625 is set low, 525-line operation is selected. when pal625 is set high, 625-line operat ion is selected. this mode is set by automatic detection when configured as a slave. ycswap ycswap should normally be set to zero. when configured as a slave, this bit can be set high to swap the luma and chroma samples, thus altering the pixel sequence with respect to the incoming hsync* timing reference. setup setup is normally low for the common video modes. the setup and scaling function is toggled when this bit is high. when setup is low, the 7. 5ire setup is enabled for ntsc and pal-m with scaling amplified for a 92.5% black-to-white ra nge. when setup is high, the 7.5 ire setup is disabled for ntsc and pal-m with 100% black-to-white range scaling. other pal formats have setup disabled with normal 100% scaling. palsa palsa is normally low for the common video modes. south american video standards can be enabled by setting this bit high. for 525-line operation, the palsa enables pal-m for brazil; in 625- line operation, the palsa enables pal-nc for argentina. table-2 master mode: table-3 slave mode: mode mode[3] mode[2] mode[1] mode[0] slave ycswap setup palsa reserved master efield pal625 reserved reserved master mode[3:0] system pal-625 palsa fv hz fh hz 1 x000 (normal setup) ntsc 0 0 59.94 15734.26 0 1 x010 x010 x010 pal-m 0 1 59.94 15734.26 1 x100 pal-bdghi 1 0 50.00 15625 0 1 x010 x010 x110 pal-nc 1 1 50.00 15625 master mode[3:0] system pal-625 palsa fv hz fh hz 0 x000 ntsc 0 0 59.94 15734.26 0 x010 pal-m 0 1 59.94 15734.26 0 x000 pal-bdghi 1 0 50.00 15625 0 x010 pal-nc 1 1 50.00 15625
CS8553 page 6 of 21 pixel input/output timing 1. clk is 2x the luminance sampling rate (13.5 mhz) or 4x the chrominance sampling rate (6.75 mhz), all signals are reference to rising edge. 2. in accordance with ccir656, the input pixel pattern begins during the first clk period after the falling edge of hsync (same for master mode and slave mode). the i nput pattern is cb0, y0, cr0, y1, cb2, y2, cr2, y3,...... the input pin cbswap and md[3] (ycswap) coul d be used to swap cb, cr sequence and also y and cb, cr sequence. see figure 3 and figure 4 . 3. pixel input range: see table 4 . y: 16-235 for normal range; 0-15, 236-255 are invalid. when y value is between 0-15, clamp to 16; when the y value is between 236-255, y is set to 235. cbcr: 16-240 for normal range with 128 mapped to 0; 0-15, 241-255 are invalid. when cb/cr is between 0-15, clamp to 16; when cb/cr is 241 to 255, y is set to 240. table-4 75% amplitude, 100% saturated ycbcr color bars figure-3 master mode element range white yellow cyan green magenta red blue black y 16-235 235 162 131 112 84 65 35 16 cb 16-240 128 44 156 72 184 100 212 128 cr 16-240 128 142 44 58 198 212 114 128 clk hsync* ycswap=0 p[7:0]/cbswap=0 ycswap=1 p[7:0]/cbswap=1 p[7:0]/cbswap=0 cb0 y0 cr0 y1 cb2 y2 cr2 y3 cb4 cr0 y0 cb0 y1 cr2 y2 cb2 y3 cr4 y0 cb0 y1 cr2 y2 cb2 y3 cr4 y0 cr0 y1 cb1 y2 cr2 y3 cb4 y4 y4 p[7:0]/cbswap=1
CS8553 page 7 of 21 figure-4 slave mode ycswap=0 p[7:0]/cbswap=0 ycswap=1 p[7:0]/cbswap=1 p[7:0]/cbswap=0 cb0 y0 cr0 y1 cb2 y2 cr2 y3 cb4 cr0 y0 cb0 y1 cr2 y2 cb2 y3 cr4 y0 cb0 y1 cr2 y2 cb2 y3 cr4 y0 cr0 y1 cb1 y2 cr2 y3 cb4 y4 y4 p[7:0]/cbswap=1 clk hsync*
CS8553 page 8 of 21 video timing see table 5 , table 6 1. if master mode is selected, horizontal counter is incr emented on rising edge of clk-27, and reset to 1 when h- total is hit. vertical counter is incremented by every horizontal scan line and reset to 1 after v-total hit. the output vertical sync is 3 or 2.5 lines for 262/525 and 312/625 later. 2. if slave mode is selected, the horizontal counter is incr emented on the rising of clk-27 and then reset to 1 after 2 clk cycles late of falling edge of h sync. the vertical counte r is incremented on the falling edge of hsync and reset to 1 at falling edge of vertical sy nc ocurring within [-1/4, 1/4] of a scan line from the falling edge of hsync. 3. if the falling edge of vertical sync occurring within [-1/4,1/4] of a scan line from the falling edge of hsync indicates the even field, if within [-1/4,1/4] of middle point of scan line indicates odd field. 4. the width of horizontal sync and the start and end of color burst is automatically calculated and inserted for each mode. 5. sync timing and burst envelopes are internally controll ed. color burst frequency is derived from the clock. any jitter on clock may induce a color burst frequency error. 6. timing tables: table-5 vertical timing table table-6 horizontal timing table: number of 13.5 mhz cycles 7. color burst is disabled on appropriate scan lin es. serration and equalizati on pulses are generated on appropriate scan lines. for ntsc, colo r burst information is automatically disabled on scan line 1-9 and 264- 272. for pal-m, color burst information is automatically disabled on scan line 1-11 and 264-273 for field 1, 2, 5, and 6. however, for field 3, 4, 7 and 8, burst is disabled at scan line 1-10, 264-272. for pal-bdghinc, color burst information is automatically disabled on scan line 1-6 and 310-318 and 623-625 for field 1,2,5,6. however, for field 3,4,7,8 burst is disabled at scan line 1-5,311-319,622-625. see the following figure 5 , figure 6 and figure 7 . system odd-field non-active odd-field active even-field non-active even-field active total size active size ntsc line 1-22 line 23-262 line 263-284; 524 line 285-525 858*525 720*480 pal-bdghi line 1-22, 311, 312 line 23-310 line 311-335; 624, 625 line 336-623 864*625 720*575 system front-porch back-porch active burst-start burst-width total ntsc 20 127 711 72 34 858 pal-m 20 127 711 78 34 858 pal-bdghi 20 142 702 76 30 864 pal-nc 20 142 702 76 34 864
CS8553 page 9 of 21 figure-5 interface 525-line (ntsc) video timing burst begins with positive half-cycle burst phase=reference phase=180 relative to b-y burst begins with negative half-cycle burstphase=reference phase=180 relative to b-y 523524525123456789102122 523524525123456789102122 261 262 263 264 265 266 267 268 269 270 271 272 284 285 286 261 262 263 264 265 266 267 268 269 270 271 272 284 285 286 start of vsync analog field 1 analog field 2 analog field 3 analog field 4 burst phase burst phase
CS8553 page 10 of 21 figure-6 interface 625-line (pal-b,d,g,h,i,n,nc) video timing analog field 1, 5 burst phase = reference phase=135 relative to u burst phase = reference phase = 225 relative to u start of vsync analog field 2, 6 analog field 3, 7 analog field 4, 8 pal switch = 0, +v component pal switch = 1, -v component 6206216226236246251234567 2324 6206216226236246251234567 2324 308 309 310 311 312 313 314 315 316 317 318 319 320 336 337 308 309 310 311 312 313 314 315 316 317 318 319 320 336 337 -u phase field 1 -u phase field 5
CS8553 page 11 of 21 figure-7 interlace 525-line (palm) video timing burst phase=feference phase=135 relative to u pal switch = 0, +v component burst phase=reference phase=225 relative to u pal switch = 0, -v component 52352452512345678910 2122 523 524 525 1 2 3 4 5 6 7 8 9 10 11 12 261 262 263 264 265 266 267 268 269 270 271 272 284 285 261 262 263 264 265 266 267 268 269 270 271 272 284 285 start of vsync analog field 1 analog field 2 analog field 3 analog field 4 burst phase burst phase 11 12 273 274 21 22 273 274
CS8553 page 12 of 21 anti-alias filters characteristics the y and the u, v are up-samples to clk, 27mhz after 4:2: 2 to 4:4:4 conversion. y is filtered by a filter whose passband is 6mhz. and u, v are also f iltered by passband = 1.3mhz filters. please refer to figure 8 to figure 11 figure-8 2x sample y filter frequency response/passband figure-9 2x sample y filter frequency response/stopband 1 0.5 0 -0.5 -1 -1.5 -2 -2.5 -3 0123456 db frequency (mhz) 0 -10 -20 -30 -40 -50 -60 0246810 14 db frequency (mhz) 12
CS8553 page 13 of 21 figure-10 2x u/v filter frequency response/passband figure-11 2x u/v filter frequency response/stopband 1 0.5 0 -0.5 -1 -1.5 -2 -2.5 -3 db 02 frequency (mhz) 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 0 -10 -20 -30 -40 -50 -60 0246810 14 db frequency (mhz) 12
CS8553 page 14 of 21 dac mapping depends on the video output mode, the color bars mapping to dac are specified in table 7 , table 8 and figure 12 , figure 13 . where white is 400. for pal-bdghinc blan k = 120. for ntsc/pal-m blank = 114 (setup = 0), 1 ire = 2.857; if setup = 1, blank = 112, 1 ire = 2.8. table-7 composite ntsc/pal 525 typical with 37.5 ? load, vref_o = vref_i, setup = 0 100% saturation color bars. figure-12 colors, composite ntsc/pal 525 video output waveform description dac data sync interval peak c (high) 488 0 white 400 0 burst (high) 171 0 black 136 0 blank 114 0 burst (low) 57 0 peak c (low) 48 0 sync 01 blank level 3.8 0.143 ma 32.55 1.221 v 26.68 11.41 0.423 1.000 400 370 321 291 245 215 166 136 114 sync level 7.5 ire 20 ire 20 ire 40 ire 100 ire 9.07 0.34 7.6 0.285 0.00 0.00
CS8553 page 15 of 21 table-8 composite pal-bdghinc 625 typical with 37.5 ? load, vref_o = vref_i, setup = 0 100% saturation (100 /0/100/0) color bars. figure-13 colors, composite pal-bdghinc 625 video output waveform description dac data sync interval peak c (high) 493 0 white 400 0 burst (high) 180 0 black 120 0 blank 120 0 burst (low) 60 0 peak c (low) 27 0 sync 01 1.8 0.068 ma 32.88 1.233 v 26.68 12.01 0.45 1.000 400 368 319 284 236 204 152 sync level 8.0 0.30 4.0 0.15 0.00 0.00 120 black/blank level
CS8553 page 16 of 21 recommended operating conditions absolute maximum ratings symbol parameter min typ max unit vaa power supply 3.0 3.3 3.6 v ta ambient operating temperature 0 - 70 c rl dac output load 37.5 -- ? vref_in external voltage reference 1.11 1.23 1.35 v nominal rset 850 ? symbol parameter min typ max unit vaa power supply (measured to ground) -- -- 5 v ta ambient operating temperature -55 -- 125 c voltage on any signal pin gnd-0.3 vaa+0.3 v ts storage temperature -65 +150 c tj junction temperature +150 c
CS8553 page 17 of 21 dc characteristics (recommended operating conditions using external voltage reference with rset = 850 ?, vrefin = 1.23v, ntsc ccir601 operation and clock frequency = 27mhz at 25 c, +3.3v) symbol parameter min typ max unit iaa vaa supply current 105 ma video d/a resolution 9 9 9 bits inl integral nonlinearity 1 lsb dnl differential nonlinearity 1 lsb maximum output current 35 ma voc output compliance 0 1.5 v video level error 5 % full-scale dac output 182.5 ire digital inputs input high voltage input low voltage input high current (vin=2.4v) input low current (vin=0.4v) vih 2.0 vaa+0.3 v vil gnd-0.3 0.8 v iih 1 a iil -1 a digital outputs output high voltage (ioh=-400 a) output low voltage (iol=3.2ma) three-state current voh 2.4 v vol 0.4 v ioz 50 a vref_in vref_in input current 10 a vref_out vref_out output voltage 1.11 1.23 1.35 v iref_out vref_out current 10 a
CS8553 page 18 of 21 ac characteristics (recommended operating conditions using external voltage reference with rset = 850 ?, vrefin = 1.23v, ntsc ccir601 operation and clock frequency = 27mhz at 25 c, +3.3v) symbol parameter min typ max unit luminance bandwidth f ck /4 mhz chrominance bandwidth 1.3 mhz differential gain 1 % differential phase 1 snr 60 db hue accuracy 1.5 3 color saturation accuracy 1.5 3 % 4 analog output delay 30 ns analog output rise time 3 ns analog output setting time 30 ns 1 pixel/control setup time 1 ns 2 pixel/control hold time 3 ns 3 control output delay time 15 ns f ck clock frequency 27 mhz clock pulse width low time 10 ns clock pulse width high time 10 ns
CS8553 page 19 of 21 video input and output timing figure-14 video input and output timing (master mode) pixel 0 pixel 1 12 3 pixel 0 pixel 1 4 clock p[7:0] hsyncn, vsyncn analog output hsyncn, vsyncn (slave mode)
CS8553 page 20 of 21 package outline 32-pin tqfp symbol dimensions in millimeter s dimensions in inches min nom max min nom max a - - 1.20 - - 0.047 a1 0.05 - 0.15 0.002 - 0.006 a2 0.95 1.00 1.05 0.037 0.039 0.041 b 0.30 0.37 0.45 0.012 0.014 0.017 c 0.09 - 0.20 0.003 - 0.008 e - 9.00 - - 0.354 - e1 - 7.00 - - 0.276 - d - 9.00 - - 0.354 - d1 - 7.00 - - 0.276 - e - 0.80 - - 0.031 - l 0.45 0.60 0.75 0.018 0.024 0.030 l1 - 1.00 - - 0.039 - 0 3.5 7 0 3.5 7 y 0.0 - 0.10 0.000 - 0.004 d1 d e1 e pin 1 indent c e b detail a l l1 0.25 gage y a a2 plane a1
CS8553 page 21 of 21 application schematics ordering information standard configuration prefix part type package type cs 8553 t: tqfp avdd c1 0.1uf p1 p4 dvdd p5 rset 2kr-var p2 cvbs/y c3 0.1uf md2 p6 sleep c2 0.1uf md3 j1 rca_jack 4 1 3 2 md0 p0 p7 p3 cvbs/y master clk27m avdd vsync cbswap r1 75 dvdd md1 u2 CS8553(tqfp32) 29 30 31 32 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 hsync vass vass cvbs/y fadji compi vaa vrefo vrefi nc nc vass sleep svideo cbswap master md3 md2 md1 md0 p0 p1 p2 p3 p4 p5 p6 p7 clk_27 vdss vdd vsync hsync

▲Up To Search▲

Price & Availability of CS8553

	To Download CS8553 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .